




ADDITIONAL BUFFER BOARD  
[ON BLUE PERF]  
C<sub>i</sub> LATCH BOARD



C: 17 - COMP SYNC  
C: 19 - BLANKING

DEAR PEER,

(BUFFER)

ci ON A-D-A BOARD CONNECTS TO BOARD OUTLINED ON THE OTHER PAGE; AND ALSO CONNECTS TO BACK PANEL. SINCE YOU WILL USE RIBBON, THIS WILL BE SIMPLE. ON THE ADDITIONAL BOARD YOU BUILD, SPACE THE CA & [CDI/CD0] CONNECTORS THE SAME AS THEY ARE ON THE ADDRESS BOARD FOR EASY BUSSING. THE CONNECTOR FOR THE SWITCHES & LEDs, WHICH I CALLED K, CAN GO IN THE REMAINING SPACE. ON THE ADDITIONAL BOARD WHICH YOU WILL BUILD, THE COMPUTER DATA IN/OUT BUS IS BEING LATCHED AT A PARTICULAR TIME, DETERMINED BY THE COMPUTER ADDRESS BUS DECODED BY THE PAL. THIS LATCHED DATA IS STUFF GENERATED BY THE COMPUTER FOR

ci ON THE AD BOARD. ci IS SPELLED OUT AT LEFT.

ci  
1  
3 } D/A  
5 } ENABLE

7 }  
9 } A-D  
11 } ENABLE

13 N/R  
15 ON/OFF  
17 COMP SYNC  
19 BLANKING


IN ADDITION TO LATCHING, YOU ARE ADDING EXCLUSIVE-OR GATES ON THE N/R & ON/OFF SIGNALS SO THEY CAN SIMULTANEOUSLY BE CONTROLLED ON YOUR FRONT PANEL. THIS BOARD YOU'RE BUILDING ALSO NEEDS POWER SO WIRE ON IT A +5 REGULATOR AND A "PW" CONNECTOR. PW SHOULD BE ALIGNED THE SAME AS ON THE ADDRESS & BUFF I/O BOARDS SINCE THIS LATCH BOARD IS GOING NEXT TO THEM.

DEAR PEER,

CDI AND CDO ARE NOW BEING COMBINED ON ONE BUSS SO BUSS TLEN PARALLEL. They ~~were~~ ARE MSHABLED AD<sub>i</sub> & ADD ON ONE BOARD.

The CDI/CDO TLEN GOES TO YOUR GPIO BOARD IN YOUR COMPUTER ALONG WITH THE CA BUS WHICH WAS ALSO BUSSED PARALLEL BETWEEN THE ADD, BUF I/O & PERF <sup>+</sup> BOARDS.

\* NOTICE THAT PW IS REVERSED ON DIFFERENT BOARDS. IT IS THE SAME ON THE ADDRESS + BUF I/O WHICH IS DIFFERENT FROM THE WAY IT IS ORIENTED ON THE A->P->A + MEMORY BOARDS. I BUILT THE BUFFERS WITH BOARDS IN THE FOLLOWING ORDER.



By TWISTING, THE RIBBON YOU FIX ORIENTATION PROBLEM. ASK DAVE IF CONFUSED.

CK }  
CM } BUSS PARALLEL  
\*PW

ON POWER BOARD YOU WILL BUILD FOUR FILTERS. +5 GETS 5 OR SIX 1Ω OHM 10WATTS IN PARALLEL - LOSS OF POWER. BOTH PW + PS GET +5 FROM THIS SAME FILTER.

DEAR PEER,


18V 10A

35A  
BRIDGE

1Ω 10WATTS [4 IN TOTAL 1 MEM]

← 1 RESISTOR / BOARD  
NOT INCLUDING LATCH BOARD

+9 (PW + PS)



PS GOES TO ADA BOARD  
EX GOES BETWEEN BUFF I/O & ADDRESS

ASK DAVE FOR PHOTO STALS FOR EACH  
BOARD WITH PINOUTS FOR CONNECTORS  
IN QUESTION.

MAKE CERTAIN THERE ARE EIA → TTL  
CONVERTERS ON THE ADA BOARD  
220pF CAP IS FOR ADDRESS BOARD - ASK DAVE WHERE

34PIN BUSSING:

Di

DO

WR


AD




} BUSS PARALLEL

BEST WISHES

Matthew

ONLY A PHONE CALL AWAY





~~2N3904 - 6S  
2N3904 - 3  
2K - 8  
20k - 4  
31 - 3  
75 - 6  
0002 - 8  
31 - 6  
10k - 3  
75k - 8  
8k - 10~~

# SEQUENCER KEYER


ADDITIONAL PERF BOARD #1

3 SMALL SYNC INSERTER OUTPUT AMPS



1 DIFFERENTIAL AMP FOR SEQUENCER  $\pm 5$  OUT

POWER REGULATION FOR FRONT PANAL

AS WELL AS BOARD



OUT



PANAL POTS



PANAL POTS

# PRINTER BOARD BUFFER MODIFICATION

DAVE - ~~SUPPLY~~ 2-74LS244's



$\overline{RD}$  &  $\overline{WR}$  ARE NOT WIRED

I DID NOT KNOW WHERE

TO.  
FOR BUFF {  $\overline{RD}$  IS AT PIN 6 OF LS32  
 $\overline{WR}$  IS AT PIN 8 OF LS32

? WAS NOT SURE - ADDRESS A<sub>0</sub> IS ~~ON~~  
ON BUFF BUSS

5-100

A <sub>0</sub>	-	79
A <sub>1</sub>	-	80
A <sub>2</sub>	-	81
A <sub>3</sub>	-	31

244# D ADDRESS

2	18	5
4	16	1
6	14	2
8	12	3

244# 2

244# C

I/O


D0	φ	-	36
1	-	35	
2	-	88	
3	-	89	
4	-	38	
5	-	39	
6	-	40	
7	-	30>90	







74LS244#1 74LS244#B I/O

DI	φ	-	95
1	-	94	
2	-	41	
3	-	42	
4	-	91	
5	-	92	
6	-	93	
7	-	43	

74LS244#1 74LS244#B I/O

I/O






① Add 2 '244's with outputs tied together and going to the inputs of '244#1,

what is now going in to pin 2 of '244#1 will now go to pin 2 of one of the New '244's. The other '244 gets its inputs from the Data I/O connector

② a third New '244 gets its B inputs from '244#2 outputs. # the outputs of the 3<sup>RD</sup> New one go to the Data I/O connector

③



Decoder - 1 to 4  
Inputs: A1, A2, A3, A4  
Outputs: Q1, Q2, Q3, Q4

Output of 2nd '244 goes to 1st '244


Output of 1st '244 goes to 3rd '244

Output of 3rd '244 goes to Data I/O

Output of 3rd '244 goes to Data I/O

4024

100μF + 1μF



out put power  
14 V<sub>CC</sub>  
7 GND

